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Over the last three decades, the electronic industry has shown both monetary and
business growth that has exponentially outpaced comparative industries such as automotive
and steel with its value reaching more than one trillion dollars in the world economy every
year. This multi-trillion dollar electronic industry is fundamentally based on the success of
semiconductor devices. In that regard, the Complementary-Metal-Oxide-Semiconductor
(CMOS) transistor technology has also strengthened over the last several decades and is
potentially one of the most implemented technologies to make silicon based semiconductor
devices using electronic chips.
Every year over the past fifty years, CMOS transistor technology has undergone a
factor of two reductions in size resulting in increased performance, increased density of
transistors, and reduced power dissipation of electronic chips. This trend was predicted by
Gordon Moore in the late 1970’s and has been proven true for the past several decades.
For Moore’s Law to continue below 65nm gate lengths, it was very important to suppress
the High Short Channel Effect (HSCE) and Off State Leakage Current (OSLC), which are
unimportant at higher gate lengths. Initially, emaciated gate dielectric materials, reduced
junction depths, and advanced channel engineering which compressed the scaling trend
of planner bulk silicon CMOS transistors just near gate lengths of 45nm. However, this
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scaling trend cannot continue endlessly as reductions past the 45nm gate length suffer from
severe physical and material limitations. As thickness of SiO2 will be reaching the atomic
scale layer in a few years.
A possible alternative solution to keep the scaling trend of CMOS technology on
pace with Moore’s Law would require a search for novel device structures and new channel
materials with a higher dielectric constant ‘k’. Two new promising nano-scale devices that
are proposed for CMOS technology over the Planer bulk MOSFET are Ultra-Thin-Body
MOSFET (UTB-MOSFET) and Double-Gate MOSFET (DG-MOSFET).
Both devices use an Ultra-Thin-Body (UTB) to suppress the HSCE, which has fur-
ther advanced the scale down of CMOS technology to a sub-20nm technology node; how-
ever, UTB-MOSFET has the drawback of a serious series resistance between the extended
source and drain region, which results in performance degradation of the device. In other
words, the trade-off with using the UTB in CMOS technology is that lowering the HSCE
is accompanied by a large parasitic series resistance in-between the extended source and
drain region of UTB-MOSFET.
As the DG-MOSFET is an improved extension of UTB-MOSFET, the conducting
channel being surrounded by a gate electrode on either side (a double gate) offers better
control of over channel i.e. HSCE. Also, a self-aligned raised source and drain in DG-
MOSFET has been able to lower the parasitic series resistance. Moreover, lithography
technology improved in printing the smaller gate length while the ability to grow the perfect
insulator in ever reducing thickness has made the DG-MOSFET gate length reach scales
near 22nm technology node. At this level and below 22nm gate length DG-MOSFET
2
faces a fundamental physics barrier including processing challenges. Also the case of DG-
MOSFET alignment of Double Gate MOSFET is very challenging.
There are several multigate devices which have been introduced for below 22nm
technology node. In 1998, research efforts of Device Characterizations Lab (DCL), at the
University of California at Berkeley, produced another device structure called SOI-FinFET
which is the leading device of DG-MOSFET and also fabrication of FinFET which is com-
patible with CMOS technology. The most unique quality of this device is the conducting
channel wrapped around the silicon film (called fin) provides better control over the channel
compared with UTB-MOSFET and DG-MOSFET which made it possible to scale down
the gate lengths up to 10nm at the research level. This device has been fabricated in indus-
trial research production as well as in university settings. SOI-FinFET is a potential device
for CMOS scaling below 22nm technology node.
The purpose of my research work is to verify through numerical simulation that the
future scaling trend of CMOS technology using SOI-FinFET will continue below 10nm
gate length and that scaling will continue for a few more decades.
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CHAPTER 2
CMOS SCALING AND ITS IMPLICATIONS
2.1 Introduction
Metal Oxide Semiconductor Integrated Circuits have fulfilled the world major re-
quirement of electronic devices for hardware computation, communication, automotive, en-
tertainment and other applications. All these requirements have been successively achieved
over the past- half century by steady improvement in cost, performance and power con-
sumption. Such a trend of steady improvement has always been the major factor for the
growth of the IC industry as well as for invention of new applications. Now, there is skep-
ticism about future growth for the IC industry and if this trend will continue in the future.
Since there is no definite direction for IC Industry the million dollar question remains. How
will the growth of the trillion dollar microchip industry continue in coming years? As sub-
threshold leakage, controlling of threshold voltage, oxide thickness and lithography are the
major limiting factors for the chip industry to overcome.
2.2 History of Microelectronics
All these major breakthroughs started in 1965when [1-4] the Noble Prize in physics
was shared by three people William Bradford Shockely, John Bardeen and Walter Houser
Braittian for their research in semiconductors and their discovery of transistor effects. Af-
terwards, transistors became the basic buildings blocks of integrated circuits. It is now the
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most widely used semiconductor device in CMOS technology for the manufacture of inte-
grated circuits. All these milestones or advancements in integrated circuits [5] started with
series of inventions as shown in Figure 1 [6].
Figure 1. History of Integrated-Circuit
The first invention occurred 1945, when Bell Labs arranged a group to develop a
semiconductor replacement for the vacuum tube [7-8]. Later in 1947 this group was able
to develop an amplifying circuit utilizing point-contact known as the transistor Bipolar
Junction Transistor (BJT) of [1-4] as shown in Figure 2. Jack Killby from Texas Instru-
mentations and Robert Noyce of Fairchild Semiconductor unbeknownst to each other and
before they filed the US patent for similar work in 1959, followed with the integrated cir-
cuit invention [9]. First patent was issued to Robert Noyce and later after a legal battle it
was shared with Jack Killby. The invention of Jack Kilby and Robert Noyce, also known
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as "the chip", has been recognized as one of the most important innovations and significant
achievements in the history of humankind [10-13].
Figure 2. First transistor invented at Bell Lab
Just a year after in 1960, the Metal-Oxide-Semiconductor-Field-Effect-Transistor
(MOSFET) was invented to replace the BJT in integrated circuit. The next invention was re-
ported by Kahng and Sze [14] for first floating gate MOSFET in 1967. All these inventions
led to a milestone in the semiconductor industry with the invention of the Complementary-
Metal-Oxide-Semiconductor called CMOS by Frank Wanlass in 1967 [15] which is widely
used in Microprocessor, Microcontroller, Static RAM and many other digital logic circuits.
It is also used widely in analog circuits as an image sensor and data converter and also as
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transreceivers. CMOS technology was predominately used in VLSI circuits in the 1980’s
as well as today because of high noise immunity as well as low static power dissipations.
All these inventions starting from the first Bipolar Junctions Transistor to the invention of
the CMOS device as shown in Figure 1 has fueled the growth IC industry making it a tril-
lion dollar business every year in the world economy. Also, it has changed human life
socially and technologically over the past several decades. Furthermore these changes ac-
count as one of biggest achievements in human life as it has changed the way people think
and also the way they communicate and carry information among themselves.
2.3 Moore’s Law and Technology Scaling
The semiconductor industry has grown every year for the last four decades and will
continue for several more decades [16] and CMOS is one of major technologies used to
manufacture the integrated circuit. The growth of the semiconductor industry was pred-
icated by the founder of Intel Corporation Gordon Moore in 1965 [17] who published a
paper predicting the growth of semiconductor industry and providing a roadmap of the
integrated circuit which is still in use today. The paper was submitted to Electronics Mag-
azine which further referred to it as "Moore’s Law". This law has become the instrument
for improvement of hardware computing as well as for the growth of the semiconductor in-
dustry. Gordon Moore [17] devised an empirical formula that every one and half years the
number of the transistor will be double in the integrated circuit as shown in Figure 3, [16].
According to Moore’s Law, there will be a new technology node or the length of metal
line width will reduce every two years. Examples of technology node are 250nm, 180nm,
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90nm, 65nm and 45nm, etc. The number indicates the distance between the two metal lines
which reduces along with the poly silicon width with every new technology node and the
periodic size reduction is called scaling.
Figure 3. Moore’s Law and technology scaling
Table 1 presents the ITRS roadmap for 90nm to 22nm technology node for High
Performance (HP) and Low Standby Power (LSTP) for physical gate length (Lg), Equiva-
lent Oxide Thickness (EOT), Power Supply Voltage (Vdd), On current (Ion) and Ioff .
2.3.1 Advantages of technology scaling and Moore’s Law. The main advantages
of technology scaling or reducing new metal line width is to reduce the circuit size by 2.
This means at every new generation twice the number of circuits can be fabricated on the
8
same wafer. Which is the primary engine for driving the cost of IC lower at every new gen-
eration since the empirical formula was developed by Gordon Moore in 1960 [17]. This
has made possible a drop in price of memory devices 1 million times and has increased
the packaging density exponentially and has made the IC inexpensive. Moore’s Law has
changed the shape of the semiconductor industry and has helped the IC industry to reach
more than a trillion dollars business worth world-wide which is more than any other in-
dustry. Moore’s Law has changed the capability of digital electronics devices in the area of
processing speed, memory capacity, sensor speed and even number size of pixels in digital
cameras [18].
Table 1. ITRS Roadmap for Technology Node from 90nm to 22nm
Year of Productions 2004 2007 2010 2013 2016
Technology Node (nm) 90 65 45 32 22
Physical Length Lg (nm) 37 25 18 13 9
EOT (nm) (HP/LSTP) 1.2/1.2 0.9/1.6 0.7/1.3 0.6/1.1 0.5/1.0
Vdd (HP/LSTP) 1.2/1.2 1.1/1.1 1.1/1.0 1.0/0.9 0.9/0.8
Ion/W,HP (mA/mm) 1100 1510 1900 2050 2400
IOFF /W,HP (mA/mm) 0.05 0.07 0.1 0.3 0.5
Ion/W,LSTP (mA/mm) 440 510 760 880 860
IOFF /W,LSTP (mA/mm) 1e-5 1e-5 6e-5 8e-5 1e-4
Moore’s Law is the driving force in the 20th and early 21st centuries for technology
and social change. This achievement is unmatched and will continue for at least a few
more decades. In 2008 Pat Gelsingerso, [19] from Intel Corporation made the comment
that "we see no end in sight of Moore’s Law until 2029". Since 1965 Moore’s Law has
been used in long term planning for research and development [20]. Several countries like
the United States, including Europe and Japan have been using revised versions of Moore’s
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Law as indicators for the growth of semiconductor industry. They continually invest money
in researching to upgrade Moore’s Law to facilitate future growth of the IC industry.
2.3.2 Scaling: small is beautiful. Since the 1960’s the price of a one bit memory
device and logic gate has dropped more than a million times at the same time the perfor-
mance of electronic devices and their packaging density has increased exponentially. This
has worked for more than a half-century. This is all possible due to scaling of lateral dimen-
sion of the Semiconductor device along with power supply, oxide thickness and threshold
voltage and several other parameters within each new technology node as shown in Table
2 where α is a scaling factor and always α > 1. Basically all electronic devices become
more attractive in high performance with less power dissipations and they became less
expensive. "Small is beautiful" appears to be true for semiconductor devices for the last
several decades because smaller devices have the fueled growth of the IC industry. Also,
"small is beautiful" has created a race among researchers and IC manufacturers who are
looking for newer ways to make the semiconductor device smaller. Also, smaller device
has created the cycle of investment and research impacting world economics, social and
technologies.
Table 2. Generalized Field Scaling
Year of Productions Constant-field Scaling Generalized-field scaling
Physical dimension 1/α 1/α
L, W, Tox wire pitch α E/α
Body Doping Concentrations 1/α E/α
Voltage 1/α E/α
Circuit Density 1/α2 1/α2
Capacitance Per Circuit 1/α α (goal)
Circuit Power 1/α2 E/α2
Power Density 1 E2
Power- Delay Product (energy per operations) 1/α2 E2/α3
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2.4 Generalized-Field and Constant-Field Scaling
According to Moore’s Law every one-and-half years the number of transistors will
double in microprocessors and performance will increase 35% at the same time costs will be
lower from the previous technology. All this becomes possible by CMOS scaling of power
supply, oxide thickness and threshold voltage along the lateral dimension of MOSFET as
shown in Figure 4. At each technology node power supply voltage, threshold voltage,
and oxide thickness are scaled aggressively. However, now it is becoming more difficult
to continue scaling as scaling of these parameters are reaching material and fundamental
limitations. Table 2 shows the relationship between constant-field scaling and generalized-
field scaling.
Figure 4. Generalized scaling of Vdd, Vt and tox
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2.4.1 Controlling of subthreshold current. Transistor lateral dimension has been
scaled vertically and horizontally since 1965 following the empirical formula developed by
Gordon Moore. Along the lateral dimensions power supply voltage, threshold voltage and
oxide thickness have scaled with respect to CMOS channel length as shown in Figure 4.
The threshold voltage is the minimum gate voltage required to start conduction
between source and drain region. The current which flows below threshold voltage is sub-
threshold current or leakage current. In MOSFET when Vgs < Vt, practically the current
between source and drain should be zero but there is leakage current which flows between
the source and drain called subthreshold current as shown in Figure 5 [21]. As the smaller
Vt is desirable for higher Ion current which means higher performance, but we cannot just
arbitrarily set Vt very low for example 0.1V.
Figure 5. NMOS and PMOS subthreshold curves
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As subthreshold current Ioff is the measure of drain current Id is Vgs < Vt and Vgs =
Vdd. It is not possible to control Ioff current down to zero even if the transistor is OFF or
in standby mode. The source-drain leakage has risen tremendously since 2003 as shown in
Figure 6 in case of high performance and low performance devices. Subthreshold leakage is
one of biggest challenges for CMOS technology today and will be more challenging in the
future. For example, there will be a small amount of current flow between the source and
drain perhaps 100nA per transistor. As today’s microprocessor has one billion transistors











































Figure 6. Scaling for high-performance and low-power logic
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This will lead to higher static power consumptions as shown in Figure 7 and total
power will be dominated by static power instead of dynamic power in the coming few
years. This is one of the major challenges of CMOS scaling in the sub-45nm range, as

















































Figure 7. Potential problems with chip power dissipation scaling
2.4.2 Supply voltage scaling. Today’s design of power supply voltage is one
of biggest challenges for high performance digital circuits which is comparatively less
challenging in the case of Low Power Devices, Low Standby Power devices (LSTP) and
analog circuits. Reduction of Power supply voltage is one of biggest challenges for CMOS
scaling and it will become more challenging in the future as power supply voltage has
reached below 1V. It will be reaching 0.6V which will be very close to threshold voltage.
Ionα(Vdd − Vt) ∼ very low which will degrade the device performance coming years.
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As high performance devices count for more than 50% growth of the IC industry, it
is one of the biggest challenges for CMOS scaling and for growth of the IC industry. It will
continue to be more critically challenging in the future. Reduction of power supply voltage
is one of the fringe behaviors of scaling. Reduction of power supply voltage is not pro-
portional with channel length (L) as shown in Figure 4. The means electrical field in the
channel is associated with 250nm to 45nm and has risen tremendously as channel length
has become lower. Reduction of Power supply voltage (Vdd), threshold voltage (Vt) and
gate oxide thickness (tox) is not proportional vs. channel length or electrical channel length
(Leff ). Reduction of all these three electrical parameters is not proportional to rate with
channel length, along the downscaling of CMOS the voltage level and gate oxide thickness
are also reduced. As electron thermal voltage is constant at room temperature, the ratio
between the operating voltage and thermal voltage shrinks at each new technology node.
This leads to a higher leakage current streaming from thermal diffusion of electrons. At
nanometer range along phenomenon such as reliability, power, noise and tunneling through
source and drain became limiting factors. Threshold voltage has scaled more aggressively
compared with oxide thickness and power supply voltage, and further oxide thickness has
scaled more than power supply voltage. As the active power of the new Intel microproces-
sors is already 50−100W in range, in the coming years it will require a major breakthrough
in power management via architectural innovation, and expensive packaging solutions will
be needed.
2.4.3 Vt roll-off. Threshold voltage is the minimum voltage required to start current
flowing between source and drain. When Vt is set too low then Ioff current will be very
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high. So Vt should not be set too low. Also, Vt will depend on the channel length L of
MOSFET. In other words Vt decreases as channel length decreases as shown in Figure 8
[23].
Figure 8. As Vt decreases with decreasing Lg is called Vt roll-off
If Vt is dropped too low then Ioff current will be too high and that channel length
is not acceptable and it called Vt roll-off. We can drop channel length too low then it
will be hard to control Vt. The threshold voltage of MOSFET is defined as gate voltage
at which significant current begins to flow between the source and drain region. Another
big challenge associated with the Vt is that below the threshold voltage current the source
and drain should drop immediately to zero. Rather it decreases exponentially, with a slope
on logarithmic scale inversely proportional to thermal energy KT. This is due to some of
the thermally distributed electrons which have enough energy to overcome the potential
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barrier controlled by the gate voltage and flow to drain, even when the gate voltage is
zero. Such subthreshold behavior is critical because electrons follow directly fundamental
thermodynamics. In other words, it is independent of the power supply voltage and channel
length.
2.4.4 Controlling of gate insulator thickness (SiO2). SiO2 has been used as
the preferred gate oxide insulator in MOSFET since 1960. The thickness of oxide has
been scaled from 300nm with technology node 250nm and 1.2nm with the technology
node 65nm respectively, as shown in Figure 9 [16] and Figure 4. Thickness of Gate-oxide
insulator has scaled along the gate length in the past in order to keep good control over the
short-channel effect and also maintain good sub-threshold turn-off slope.
Figure 9. Thickness of SiO2 scaled along the line width
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By reducing the gate oxide insulator this will result in better control over the channel
effect compared with the drain voltage. As the thickness of oxide reaches a lower atomic
layer further scaling of oxide thickness means it is approaching fundamental limitations.
In the past reducing gate oxide SiO2 (thinner) was one way to control short channel effect.
It is amazing that SiO2 has carried so far without facing any extrinsic limitations, such as
surface roughness, defects density, large-scale thickness, and uniformity control. As the
thickness oxide film becomes too thin and is subjected to quantum mechanical tunneling
shown in Figure 10 [24] there is exponential rise of gate leakage current.
Figure 10. Electron tunneling path through the gate oxide
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2.4.5 Discrete doping effects. Discreteness of dopant atoms is another type of
physical effect or a statistical variation within the performance and leakage of a chip which
is becoming more and more important within the scaling of transistors and may limit scal-
ing in coming years [25-28]. These variations are the net outcome of variations such as:
device parameters such as the threshold voltage [29], parasitic resistance and capacitances
[30], geometric interconnects leading to variations in interconnects loading [31].
Discrete dopant effect is the average concentrations of doping. It is quite well
controlled by the standard ion implantations, as the annealing process does not control
exactly where each dopant will end up. Consequently, the process does not control exactly
where each dopant will end up. (There is randomness at each atomic scale that do not
control exactly where each dopant will end up). Consequently, there is randomness at each
end of atomic scale, resulting in spatial fluctuations in local doping concentrations, and
these in turn, cause device-to-device variations in MOSFET threshold voltage.
2.5 Scaling-Related Problems and Solutions
The real force behind the growth of the semiconductor industry is CMOS Scaling.
Over the last half-century the CMOS device has been scaled aggressively, and it has become
a challenging and an interesting research topic for Nanotechnology. As CMOS scaling and
design is reaching nanometer range, its design complexity becomes more severe and leaves
uncertainty over future CMOS technology scaling. As process downscale into the deep
nanometer range [32-33], many new issues arise while old ones becomes more severe. Re-
liability, noise, power and lithography are the old problems associated with CMOS scaling,
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but now as CMOS technology is heading into the nanometer regime, several new chal-
lenges like sub-threshold Leakage, oxide failure, dopant fluctuation, Vt roll-off and many
other problems become more severe along the old issues. Now, CMOS technology is fac-
ing material fabrications as well as design limitations, and there is no definite direction for
the microchip industry. Also, at this level basic fundamental device equation which when
used in source, drain and channel to predict the electrical behavior of the device is in urgent
need of new inventive equations for nanometer devices. The feasibility of Moore’s Law is
challenged which is considered to be the the main factor for growth of the IC industry over
the last four decades. Also, the insulating properties material used in manufacturing of the
CMOS devices is challenged. Microelectronics or Integrated circuit is now looking for new
direction, or in other words, new inventions are needed for further advancement and/or to
keep the growth of semiconductor industry moving upward.
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CHAPTER 3
PLANAR, ULTRA THIN BODY AND DOUBLE GATE
MOSFET FOR CMOS TECHNOLOGY
3.1 Introduction
In last half century, the rapid advances in microelectronics technology lead to a pro-
liferation of semiconductor devices (MOSFET) and information technology. It has changed
the way people transfer information globally. It is one of biggest achievements in human
history and has impacted our lives socially and technologically. Transistors are basic build-
ing blocks of the integrated circuit. Figure 11 shows the basic structure of MOSFET and
its operation.
Figure 11. Bulk MOSFET having P-type body and N-type source and drain
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The metallic gate electrode and semiconductor channel are electrically insulated
from each other. When voltage applied to the metallic Gate terminal called gate voltage
(Vg) is used to control the flow of electric charge between the source and drain terminal. It
is always desirable for high Ion current with zero Ioff current when Gate voltage is zero or
transistor is off.
There are two types MOSFETs; "N-channel" (NMOS) which turns on when high
voltage is applied to gate, and another "P-channel" (PMOS) P-channel device which turns-
on when low voltage is applied to the gate. N-channel device has n-type in the source and
drain and p-type doping in the channel while in the case of P-Channel has a p-type doping
in the source and drain and an n-type doping in the channel. It is possible to grow an n-well
inside a p-substrate and vice-versa to create a technology where both NMOS and PMOS
can coexist. It is known as complementary metal oxide semiconductor as shown in Figure
12.
Figure 12. N-channel and P-channel devices operate in complementary
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3.2 Planer Bulk MOSFET and Technology Challenges
Planer Bulk CMOS technology has predominately been used for very large scale in-
tegrated (VLSI) circuits in the past as now. Planar bulk MOSFET is predominantly used for
semiconductor devices in CMOS technology. Transistors have been scaled down in dimen-
sion over the last half century and the reason for this scaling is to achieve improvements in
speed with reduction in power and cost per function [17]. Results in, today the new Intel
Dual Core Processor has a gate length that is below 45nm [21]. Scaling brings closer prox-
imity of source and drain at each technology node results in reduction of the control of gate
in channel compare with drain shown in Figure 13. Short channel effects means significant
leakage current in the OFF state as shown in Figure 14. As the gate length (Lg) of a tran-
sistor is decreased (lateral scaling) below 35nm, source and drain regions become closer
and the drain electrical field starts reducing the source channel potential barrier as shown
in Figure 15 for different channel length.






Figure 14. Planar-Bulk Device with depletion region
Figure 15. The drain electrical field reduces the source channel potential
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The capacitive coupled gate tends to lose control over the channel, especially in
the sub-surface region. As the chief outcome of this is an off-state leakage (Ioff ) of the
transistor which contributes to the total stand-by power. This is one of biggest challenges
for bulk CMOS device and it will become even more challenging in the future. As shown
in Figure 16, since 1990 leakage power has sharply increased meaning processor power
will be totally dominated by leakage power more than active power in future years.
This capacitive coupling can be improved by decreasing the gate-dielectric thick-
ness (vertical scaling) as shown in Figure 17. The simple descriptions of the competition
between the gate and the drain over the control of the channel barrier height. One way to re-
duce the control of the drain in the channel is to minimize the drain-to-channel capacitance
and maximize the gate-to-channel capacitance. In order to increase the gate-to-channel ca-
pacitance the thickness of oxide tox should be reduced as much as possible. Another way
to accomplish this by making the width of Wdep and Xj too small.
Now, it is very difficult to make these dimensions even smaller as thickness of oxide
is reaching the atomic layer. As thickness of tox is infinitesimally small limited only by
very little atomic layer, this provides perfect control over the potential barrier height the
layer of silicon very close to the gate or right at the silicon surface of the planar bulk
MOSFET. As shown in Figure 18, the drain potential has more control on the leakage
current path which is some distance below the silicon surface than the gate voltage. The
gate is far away from the submerged location and has less control than the drain. The
resulting drain voltage pulls the potential barrier down and allows leakage current to flow
through this submerged path as shown in Figure 18, [6].
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Figure 16. The leakage power is almost 50% of total power
Figure 17. Schematic two-capacitor network in MOSFET
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Figure 18. The drain voltage pulls the potential barrier down
To a large extent scaling was not challenged previously. Early signs of scaling lim-
its started more in high performance devices only in the recent technology node. In the
past, subthreshold leakage has been solved by using reduced gate oxide thickness, reduced
junction depths, as well as complex channel engineering. It is amazing that planer bulk
technology has moved so far. However, Planer Bulk Devices have a very simple fabrica-
tion process and wafer cost/availability, but challenges such as short channel effects, high
doping effects statistical variation, and parasitic junction capacitance limits the further scal-
ing of Plane Bulk technology as mentioned in papers [34-35]. As gate lengths approach
35nm and below, scaling of bulk devices will face limitations such as the thickness of the
insulator, low atomic layer, and it will become even more challenging to gain projected
performance of 35% per new technology node.
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Further down the road, practical material and process technology limits necessi-
tate alternative transistor structures to enable MOSFET scaling below 35nm gate length.
Among all devices, the Ultra-Thin-Body and Double Gate MOSFET are the most promis-
ing devices for nano-meter range [36-37] and both devices will be discussed in detail in
following next two sections.
3.3 Ultra-Thin-Body MOSFET
There are two ways to suppress the subthreshold leakage or submerged leakage
path. One is by reducing the semiconductor channel by infinitely small amounts and im-
planting on surface of SiO2 shown in Figure 19 [38]. Another way to suppress the sub-
merged leakage path is by reducing the thickness of the oxide as explained previously.
Reduced thickness of the semiconductor channel brings the gate electrode closer to the
submerged leakage path called Ultra-Thin-Body MOSFET as shown in Figure 20. By re-
ducing the thickness of the Silicon film, a result will be lowered subthreshold leakage as
shown in Figure 21 [38] and discussed in [38] in detail.
Reducing the channel a thin semiconductor layer as shown in Figure 19 [38] will
ensure that no part of the channel is far from the gate electrode, which provides improved
gate control, Less-Induced Barrier Lowering and well control subthreshold leakage auto-
matically provides a shallow junction (compare with Planar Bulk MOSFET). Thickness of
the silicon film is made very small, say less than 5nm, so the leakage path is not far from
the gate electrode. The worst path of subthreshold along the bottom of the silicon as shown
in Figure 19 is still far from the gate electrode.
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Figure 20. Ultra-Thin-Body MOSFET
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Figure 21. The subthreshold leakage is reduced as the Tsi made thinner
However, Planer Bulk Device has a very simple fabrication process and wafer
cost/availability, but the challenges of short channel effects, high doping effects statisti-
cal variation, and parasitic junction capacitance limits the further scaling of Plane Bulk
technology as mentioned in papers [34-35].
Ultra-Thin-Body has several advantages over the planer bulk such as lower junc-
tion capacitance, lighter doping is possible and threshold voltage Vt can be set by work
function of the metal gate electrode. But in the nano-meter ranges below 22nm, Ultra-
Thin-Body will face challenges such as Short-channel effect scaling difficulties, sensitivity
to Si-thickness (very small) and Wafer cost/availability will limit further scaling of CMOS
technology as mentioned in [34].
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3.4 Double-Gate MOSFET
Ultra-Thin-Body MOSFET has several limitations below 22nm gate length such as
short channel-effect scaling difficulties, sensitivity to Si- thickness (very small), and wafer
cost/availability as mentioned in the previous section. To address these challenges and to
fill the gap between 22nm to10nm gate length multigate device, Double-Gate MOSFET
as shown in Figure 22, is the most promising device as mentioned by [22, 34-35, 37,
39-40]. As Double-Gate MOSFET offers gate control from both sides of the channel,
lower junction capacitance, threshold voltage can set by work function of gate electrode,
two times drive current, improved gate control, less induced barrier lowering, well-control
leakage. All these enhance the scalability of the Double-Gate MOSFET. But nano-meter
range below 10nm gate length DG-MOSFET will face the challenges such as two times
gate capacitances high series resistance due to raised source/drain region. Alignment of









Figure 22. Double-Gate MOSFET for future CMOS device
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3.5 Other Multigate Devices Below 22nm Technology Node
According to ITRS roadmap shown in Figure 23 [16] that DG-FinFET or triple
gate has better control over variability and short channel effect. It is the future device for
CMOS technology compared with planar and DG-MOSFET [22]. Also, there are several
multigate devices proposed by AMD, Hitachi, IBM, Infineon, Intel, TSMC, Freescale, UC
Berkeley and others such as 1) single gate, 2) double gate, 3) triple gate, 4) quadruple gate,
5) new proposed Pi-gate MOSFET as shown in Figure 24. As mentioned in [41], stability
increases by increasing the number of gate, but at the same time process complexity also
increases.
Figure 23. ITRS roadmap for below 22nm
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Figure 24. Different gate configurations for SOI devices
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CHAPTER 4
DESIGN OF FINFET FOR ACCUMULATION MODE AND
ENHANCE MODE DEVICE
4.1 Introduction
There are several multigate devices which have been introduced for below 22nm
technology node. The named FinFET originated at the University of California Berke-
ley, with combined effort from three senior research Professors (Chenming Hu, Tsu-Jae
King-Liu and Jeffrey Bokor) [42]. FinFET is the leading double gate MOSFET, and fab-
rication of FinFET is compatible with existing CMOS technology [43]. Also, the most
unique quality of this device is the conducting channel wrapped around the silicon film
called fin which forms the body of FinFET and distinguishes it from other devices. The di-
mension of the fin determines the effective channel width of the device. Also, as the gate
is wrapped around the channel in FinFET, it provides better control over the short channel
effect compared with previous counterpart devices like Ultra-Thin-Body and Double-Gate
MOSFET. It makes FinFET one of the potential CMOS devices for scaling below sub-
10nm gate length. Yet, still there is sizeable road block at this level due to processing and
fundamental device physics limitations.
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4.2 FinFET Structure
Figure 25 shows the basic structure of a FinFET which is an extension of DG-
MOSFET; crucial device dimensions are shown in Table 3. The number of fin between
source and drain can be increased more than one. For example, if the fin number is in-
creased to 3, the drive current will be enhanced by 3 times. As Hfin is 3 times greater than
Tsi which provides better area efficiency for on-state current. Also, fabrication of FinFET
is less complex compared with the other conventional MOSFET.
Figure 25. Schematic of FinFET
Table 3. Geometrical Dimensions of the FinFET
Names Device Parameters
Printed gate length Lg
Effective gate length which is determined by the distance of the junctions Leff
Width of the fin which is the distance between the gate oxides of the two gates Tfin
Height of the fin Hfin
Extended length of source and drain to the channel Lext
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4.2.1 3-D structure of FinFET. The 3-D structure of FinFET was developed by the
Taurus-Device Editor [44] and geometrical dimensions are shown in Figure 26 for 9nm gate
length. In this case, the gate is wrapped all around the channel which provides better control
over short channel effects. Also, the height of the fin is 3 times the Tsi or Hfin = 3Tsi which
provides better area efficiency for drive current.
Figure 26. 3-D structure of FinFET was developed by using Taurus-Device Editor
4.2.2 Contour plot. A contour plot is a graphical technique for representing a
3-dimensional surface by plotting constant z slices, called contours, on a 2-dimensional
format. That is, given a value for z, lines are drawn for connecting the (x,y) coordinates
where that z value occurs. The contour plot is an alternative way to represent a 3-D surface
plot [45].
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4.2.2.1 Contour plot for net doping in accumulation mode. Contour plot of the
ACM is used to show net doping in the source/drain and the channel. In the case of the
ACM device the same type of dopant is used in the source/drain and the channel such as
n+n n+ or p+p p+as shown in Figure 27. The ACM device has an accumulation layer of
the majority carrier and is formed in the channel as electrons in n-type device and holes in
the p-type device are also formed. As the source/drain and channel is doped with the same
type of dopant this allows the channel to be heavily doped compared with the ECM device.
Net Doping in AM Device
Figure 27. Net doping in the S/D and channel in the ACM device
Having the same type of dopant in the source/drain and the channel region elimi-
nates one of the biggest technological challenges: the ultra-abruptness of the p-n junction
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associated with the conventional MOSFET. This also further provides a less challenging
processing technique which can be used below the 10nm gate length. Also, it allows higher
doping in the channel compared with conventional MOSFET to maintain a low channel
resistance in the on-state. Using the ACM FinFET device provides a simple and easy
processing technique with no ultra-abruptness p-n junction for nano-scale range or below
sub-10nm gate length. This makes the ACM FinFET one of the potential CMOS devices
for scaling below 10nm and will allow further scaling for the next few decades.
4.2.2.2 Contour plot for net doping in enhance mode. The contour plot of ECM
is used to show net doping in the source/drain and channel. In the case of the ECM device,
there is a different type of dopant being used in the source/drain and channel such as n+p
n+ or p+n p+. Figure 28 shows a higher doping concentration used in the source/drain (1022
dopant per atom) compared with channel (1019 dopant per atom). In the ECM, the device
minority charges carrier form the inversion layer in the channel. N-type is in the case of
P-type and P-type is in the case of n-type. In sub 10nm gate length the biggest technolog-
ical challenge is to achieve ultra-high abruptness p-n junction in the case of conventional
MOSFET (ECM device) including fundamental device physics limitations.
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Net Doping in EM Device
Figure 28. Net doping in S/D and channel in ECM device
4.3 Device Simulation Parameters
The 3-D structure of the Accumulation mode (ACM) and Enhance mode (ECM)
FinFET was developed by the Taurus-Device Editor [44] as shown in Figure 26, 27, and 28
previously. The design of both ACM and ECM FinFET was optimized for high-performance
IC applications to meet ITRS specification for Ioff current, for 9nm gate length.
The design of ACM FinFET is optimized, analyzed and compared against conven-
tional ECM FinFET with respect to DIBL, SS, operation and performance characteristics
with varying electrical and physical parameters as shown in Table 4 Tsi (Silicon thickness),
σsd (Source/Drain doping gradient), Leff (electrical channel length), Lsp (lacer spacer
width) and rsd (Source/Drain Contact Resistance).
39









Finally, both designs were optimized for 9nm gate length to meet ITRS specifica-
tions Ioff . The simulation solves and includes Poisson, drift-diffusion transport equation
and 3D-Schrodinger equation self-consistently.
4.3.1 Drain induced barrier lower (DIBL) and subthreshold swing (SS). Drain
induced barrier lower (DIBL) and sub-threshold swing (SS) becomes very important along
with the scaling of the CMOS device. Both contribute to a major part of the leakage current.
Leakage current is unimportant in higher gate length devices and becomes very important
in nano-scaled devices (small gate length device). The leakage current contributes to the
static power of the device when the device is in off state. This is the one of major challenges
today and will be even more challenging in the coming years when the total power of a
device will be dominated by static power more than on-state current means active power.
Further, this makes its DIBL and SS very important device parameters in the nano-scale
device as both will contribute to the leakage current.
4.3.1.1 Drain induced barrier lower (DIBL). As the gate length or channel length
decreases, the barrier to be surmounted by an electron from the source on its way to the
drain reduces, which is called drain-induced-barrier-lowering (DIBL) [46] as shown in Fig-
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ure 15. This is a major cause of leakage as tunneling current passes through the source and
drain. As tunneling current is one of the major challenges for nano-scale in the sub10nm
gate length range, it requires a device with higher DIBL to limit the tunneling current.
4.3.1.2 Subthreshold swing (SS). Also contributes to leakage current which is
different from leakage current passing through the gate oxide and tunneling current passing
through the source and drain.
4.3.2 Calculation of DIBL and SS for ACM and ECM FinFET. Table 5 shows
the value of DIBL and SS for ACM and ECM FinFET with rsd when its value equal to zero
and 8.69E−9W-cm2. The following two subsections calculate, compare and analyze DIBL
and SS for ACM and ECM FinFET.
Table 5. DIBL and SS for ACM and ECM
ACM ECM
rsd 0 8.69E − 9W-cm2 0 8.69E − 9W-cm2
DIBL 120mV/V 110mV/V 99mV/V 99mV/V
Vdd = 50mV 98mV/dec 115mV/dec 80mV/dec 100mV/dec
Vdd = 0.8V 103mV/dec 100mV/dec 95mV/dec 100mmV/dec
4.3.2.1 S-D contact resistance = 0. As shown in Figure 29, drain current Id is
plotted with varying gate voltages Vg through 0.0V to 0.8V. Simulation is repeated for ACM
FinFET and ECM FinFET for two different values of drain voltage 50mV and 0.8V with
source/drain contact resistance rsd = 0. As shown in Figure 29, below the drain induced
barrier lower (DIBL) is calculated for ACM and ECM FinFET. Further sub-threshold swing
(SS) is calculated for drain voltage for 50mV and 0.8V for ACM and ECM FinFET device.
As in the case of the ACM device DIBL is 120mV/V which is higher than in the case of
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ECM DIBL equal to 99mV/V. Higher value of DIBL or constant value is desirable along
the scaling to limit the tunneling current through source to drain. Also the Sub-threshold
swing for ACM and ECM is calculated at 50mV and 0.8V and compared with each other
as shown in Figure 29 and Table 5.
The Sub-threshold Swing (SS) for ACM FinFET at 50mV and 0.8V is 98mV/decade
and 103mV/decade, respectively. In the case of ECM Sub-threshold Swing (SS) has a lower
value at 50mV and 0.8V is 80mV/decade and 95mV/decade compared with ACM FinFET
with zero source/drain resistance rsd = 0. In case of ACM FinFET there is less variation
in SS at 50mV and 0.8V compared with SS in ECM having a larger window of variation in
SS between these two drain voltages.
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Figure 29. SS and DIBL with rsd = 0 for ACM and ECM FinFET
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4.3.2.2 S-D contact resistance = 8.69E-9W-cm2. As shown in Figure 30 Id drain
current is plotted with varying gate voltage through 0.0V to 0.8V. Simulation is repeated
for ACM FinFET and ECM FinFET for two different values of the drain voltage 50mV and
0.8V with source/drain contact resistance rsd = 8.68E−9W-cm2. As shown in Table 5 and
Figure 30 below the Drain Induced Barrier Lower (DIBL) and Subthreshold Swing (SS) for
ACM and ECM device is calculated with source/drain contact resistance rsd = 8.68E−9W-
cm2. In the case of the ACM device DIBL is 110mV/V which is higher than in the case of
ECM DIBL, it is equal to 100mV/V.
 




























AM@ Vd=0.8V,  S=100mV/dec
EM@ Vd=50mV,S=100mV/dec
EM@ Vd=0.8V,  S=100mV/dec
Figure 30. SS and DIBL with rsd = 8.69E − 9W-cm2 for ACM and ECM FinFET
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Further, the Subthreshold Swing for ACM and ECM is calculated at 50mV and 0.8V
is calculated and compared with each other. In this case ECM FinFET has fewer variations
in SS at these two different drain voltages when value of contact resistance rsd is included.
4.4 Id-Vd Plot
The next two subsections are Id-Vd plots for ACM and ECM FinFET where Id
is plotted with varying Vd through 0.0V to 0.8V for gate voltage is equal to Vg = 0.0,
0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7 and 0.8V. The simulations repeated for different value of
rsd = 8.68E − 9W-cm2 and rsd = 0 for ACM and ECM FinFET. All four case simulations
solve and include Poisson, drift-diffusion transport equation and 3D-Schrodinger equation
self-consistently for ACM and ECM FinFET.
4.4.1 Id-Vd plot for ACM FinFET. The following two subsections are the expla-
nation for Id-Vd plot for ACM FinFET with rsd =0 and 8.68E-9W-cm2.
4.4.1.1 S-D contact resistance = 0. The plot of Id-Vd with fixed value Vg and rsd
which equals zero for ACM FinFET as shown in Figure 31. In this case, Vd will vary from
0.0V to 0.8V. In each plot of Id-Vd the value of the gate voltage increases through a step
of 0.1V, starting from 0.0V to 0.8V the value of the contact rsd remains constant in each
plot. As gate voltage increases from 0.0V to 0.8V, the drain current Id also increases along
the subthreshold current. When gate voltage and drain voltage equal to 0.8V, there will be
maximum drain current with the highest subthreshold current as well. Also minimum Id as
well as minimum Ioff with drain and gate voltages equal to 0.0V.
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Figure 31. Ids-Vds for ACM FinFET with rsd = 0
4.4.1.2 S-D contact resistance = 8.68E-9W-cm2 The plot of the drain current vs.
drain voltage with fixed value Vg and rsd = 8.68E − 9W-cm2 for ACM FinFET as shown
in Figure 32. In this case, drain voltage will vary from 0.0V to 0.8V. In each plot of Id-
Vd the value of the gate voltage increases through a step of 0.1V, starting from 0.0V to
0.8V. The value of the contact rsd remains constant. As gate voltage increases from 0.0V
to 0.8V the drain current Id (on current) also increases along the subthreshold current.
As gate voltage and drain voltage equal to 0.8V, there will be maximum drain current
with the highest subthreshold current as well. Also, minimum drain current as well as
minimum subthreshold leakage current with drain and gate voltages equal to 0.0V as shown
in Figure 32. By comparing the Id − Vd plots of ACM FinFET for case (rsd = 0) and case
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(rsd = 8.68E-9W-cm2), the value of drain current in case (rsd = 8.68E-9W-cm2) has higher
value.
 































Figure 32. Ids-Vds for ACM FinFET with rsd = 8.68E − 9W-cm2
4.4.2 Id-Vd plot for ECM FinFET. The following two subsections are the expla-
nation for Id-Vd plot for ECM FinFET with rsd = 0 and 8.68E-9W-cm2.
4.4.2.1 S-D contact resistance = 0. The plot of the drain current vs. drain voltage
with fixed value Vg and rsd = 0 for ECM FinFET as shown in Figure 33. In this case drain
voltage will vary from 0.0 V to 0.8V. In each plot of Id-Vd the value of the gate voltage
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increases through a step of 0.1V, starting from 0.0V to 0.8V the value of the contact rsd
remains constant. As gate voltage increases from 0.0V through to 0.8V the drain current
Id (on current) also increases along the subthreshold current. At gate voltage and drain
voltage equal to 0.8V, there will be maximum drain current with the highest subthreshold
current as well. Also, minimum drain current as well as minimum subthreshold leakage
current with drain and gate voltages equal to 0.0V as shown in Figure 33.






























Figure 33. Ids-Vds for ECM FinFET with rsd = 0
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4.4.2.2 S-D contact resistance = 8.68E-9W-cm2. The plot of the drain current vs.
drain voltage with fixed value Vg and rsd = 8.68E − 9W-cm2 for ECM FinFET as shown
in Figure 34. In this case drain voltage will vary from 0.0V to 0.8V. In each plot of Id-Vd
the value of the gate voltage increases through a step of 0.1V, starting from 0.0V to 0.8V
the value of the contact rsd remains constant. As gate voltage increases from 0.0V through
to 0.8V the drain current Id (on current) also increases along the subthreshold current. As
gate voltage and drain voltage equal to 0.8V, there will be maximum drain current with the
highest subthreshold current as well. Also, minimum drain current as well as minimum
subthreshold leakage current with drain and gate voltages equal to 0.0V as shown in Figure
34.




























Figure 34. Ids-Vds for ECM FinFET with rsd = 8.68E − 9W-cm2
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By comparing the Id− Vd plots of ECM FinFET for case (rsd = 0) and case (rsd =
8.68E-9W-cm2), the value of drain current in case (rsd = 0) has higher value.
4.5 Ids-Vgs Plot with Varying Tsi and σsd
In this section the main objective is to find the best possible and practical value of
electrical channel length (Leff ) which is different than gate length (Lg). Gate length is
manually controlled in fab, but electrical channel length (Leff ) depends on several other
parameters: σsd (source/drain gradient), Tsi (silicon thickness) andLsp (lacer spacer width);
also, device performance depends on Leff . The electrical channel length Leff is very
important in small scale devices, but it is less important in higher gate length devices.
It is always desirable that Leff > LG in the case of nano scale devices, which further
makes the right selection of device parameters σsd, Lsp and Tsi crucial in achieving correct
Leff . In this case Lsp = 10nm is chosen as the best possible value after repeating the set
of simulations containing the value of Lsp from 5nm to 25nm. The total channel length
is 2Lsp + Lg~29nm when Lsp = 10nm. In each plot, Ids (drain current) vs. Vgs (gate
voltage) is plotted with varying gate voltages from 0.0V to 0.8V and source/drain gradient
σsd from 1 to 5nm/decade. The values of drain voltage Vds = 0.8V and a source/drain
contact resistance rsd = 8.68E − 9W-cm2 are kept constant in each plot. The same set
of simulation is repeated for Tsi = 5.5, 4.5, 3.5, 2.5 for ACM FinFET and ECM FinFET.
All simulations solve and include the Poisson, drift-diffusion transport equation and the
3D-Schrodinger equation self-consistently for ACM and ECM FinFET.
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4.5.1 Ids-Vgs plot for ACM and ECM FinFET with Tsi = 5.5nm. The following
next two subsection is Ids-Vgs plot for ACM and ECM FinFET for Tsi = 5.5nm and Lsp =
10nm for σsd = 1, 2, ..., 5nm/decade.
4.5.1.1 Accumulation mode (ACM) FinFET. As shown in Figure 35, the plot is
between Ids vs. Vgs with the drain voltage Vds = 0.8V. This simulation is repeated for dif-
ferent values of source/drain gradient σsd = 1, 2, 3, ..., 5nm/decade. The effective channel
length Leff is calculated for each value of source/drain gradient σsd from 1 to 5nm. As
source/drain gradient σsd increases the value of electrical channel length, Leff , decreases
with increase in drain current as well as subthreshold leakage current.





















Ids Vs Vds@Vdd=0.8volt for AM-Mode With Lsp=10nm,Tsi=5.5nm
 
 
σSD=1nm,   Leff=15nm
σSD=2nm,   Leff=11.37nm
σSD=3nm,    Leff=5.3nm
σSD=4nm,    Leff=1.1nm
σSD=5nm,    Leff=0.3nm
Figure 35. Ids vs Vgs for Tsi = 5.5nm for ACM FinFET
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The source/drain gradient σsd = 1nm has the highest Leff with the lowest Ids (drain
current) with the lowest subthreshold leakage current Ioff as well as source/drain gradient
σsd = 5nm has lowest Leff with the highest Ids current with highest subthreshold leakage
current Ioff shown in Figure 35. Also, as the σsd increases, the gate voltage Vg means
the gate electrical field has less control over channel compared with the drain voltage.
Referring to Table 6, in case of σsd = 1 and 2nm Leff > Lg and also in this case the
gate voltage has more control over channel compared with the drain voltage. When σsd =
3nm the gate voltage still has control over channel but definitely gate voltage, Vg, has
less control over channel compared with the plot of σsd = 1 and 2nm. In the case of
σsd = 4 and 5nm, the subthreshold leakage is the worst as the drain voltage has full control
over the channel compared with the gate voltage Vg also channel is underlapped under
the gate electrode. The best possible and practical value of σsd lies in between 2nm and
3nm. For σsd = 1nm the higher value of Leff degrades the Ion state current i.e. device
performance. While in case of σsd = 4nm and 5nm, smaller value of Leff compared with
Lg has worst subthreshold leakage current due to higher short channel effect and tunneling
current through source to drain region.
Table 6. Tsi=5.5nm for ACM FinFET
σsd Leff Comparison
1nm 15.00nm Leff > Lg
2nm 11.37nm Leff > Lg
3nm 05.30nm Leff < Lg
4nm 01.10nm Leff < Lg
5nm 00.30nm Leff < Lg
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4.5.1.2 Enhance mode (ECM) FinFET. As shown in Figure 36, the plot is be-
tween Ids vs. Vgs with the drain voltage Vds = 0.8V. This simulation is repeated for dif-
ferent values of source/drain gradient σsd = 1, 2, 3, ..., 5nm/decade. The effective channel
length Leff is calculated for each value of source/drain gradient σsd through 1 to 5nm. As
source/drain gradient σsd increases the value of electrical channel length, Leff , decreases
with increase in drain current as well as subthreshold leakage current.


















Ids Vs Vds@Vdd=0.8volt for EN-MODE with Lsp=10nm, Tsi=5.5nm
 
 
σSD=1nm,   Leff=17.13nm
σSD=2nm,   Leff=12.5nm
σSD=3nm,    Leff=7.8nm
σSD=4nm,    Leff=1.8nm
σSD=5nm,    Leff=0.6nm
Figure 36. Ids vs Vgs for Tsi = 5.5nm for ECM FinFET
52
The source/drain gradient σsd = 1nm has the highest Leff with the lowest Ids
(drain current) with the lowest subthreshold leakage current Ioff as well as source/drain
gradient σsd = 5nm has lowest Leff with the highest Ids current with highest subthreshold
leakage current Ioff as shown in Figure 36. As the σsd increases, the gate voltage Vg means
electrical field produced by gate voltage starts losing control over channel compared with
the drain voltage.Referring to Table 7, in case of σsd = 1 and 2nm Leff > Lg and also in
this case the gate voltage has more control over channel compared with the drain voltage.
When σsd = 3nm the gate voltage still has control over channel but definitely gate voltage,
Vg, has less control over channel compared with the plot of σsd = 1 and 2nm. In the case
of σsd = 4 and 5nm, the subthreshold leakage is the worst as the drain voltage has full
control over the channel compared with the gate voltage Vg also channel is underlapped
under the gate electrode. The best possible and practical value of σsd lies in between 2nm
and 3nm. For σsd = 1nm the higher value of Leff degrades the Ion state current i.e. device
performance. While in case of σsd = 4nm and 5nm, smaller value of Leff compared with
Lg has worst subthreshold leakage current due to higher short channel effect and tunneling
current through source to drain region.
Table 7. Tsi=5.5nm for ECM FinFET
σsd Leff Comparison
1nm 17.13nm Leff > Lg
2nm 12.50nm Leff > Lg
3nm 07.80nm Leff < Lg
4nm 01.80nm Leff < Lg
5nm 00.60nm Leff < Lg
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4.5.1.3 Comparison. The difference in Figure 35, 36 and Table 6 and 7, Leff is
greater in case of ECM FinFET device compared with ACM FinFET for the same value
of σsd. In case of ECM FinFET has lower subthreshold leakage current as well lower Ion
current compared with ACM FinFET for Tsi = 5.5nm.
4.5.2 Ids-Vgs plot for ACM and ECM FinFET with Tsi = 4.5nm. The following
next two subsection is Ids-Vgs plot for ACM and ECM FinFET for Tsi = 4.5nm and Lsp =
10nm for σsd = 1, 1.5, 2, ..., 4.5nm/decade.
4.5.2.1 Accumulation mode (ACM) FinFET. As shown in Figure 37 the plot is
between Ids vs. Vgs with the drain voltage Vds = 0.8V. This simulation is repeated for
different values of source/drain gradient σsd = 1, 1.5, 2, ..., 4.5nm/decade. For each value
of source/drain gradient σsd the effective channel lengthLeff is calculated. As source/drain
gradient σsd increases the value of Leff electrical channel length decreases with increase in
drain current. In this case, the simulation is successfully completed for the value of σsd =
1, ..., 3.5 nm and only these values will be used for comparison and analyzation amongst
each other. The source/drain gradient σsd = 1nm has the highest Leff with the lowest Ids
(drain current) with the lowest subthreshold current Ioff as well as source/drain gradient
σsd = 3.5nm has lowest Leff with the highest Ids current with highest subthreshold current
Ioff . Also, as the σsd increases, the gate voltage Vg or gate electrical field has less control
over channel compared with the drain voltage. Referring to Table 8, for σsd = 1, 1.5, 2
and 2.5nm the electrical channel length Leff > Lg and the gate voltage has full control
over channel compared with drain voltage. When σsd = 3 and 3.5nm has better on state
current and the electrical channel length Leff has lower value than the physical gate length
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Lg which means higher subthreshold leakage current compared with σsd = 1, 1.5, 2 and
2.5nm. Also in this case the best possible and practical value σsd of should be between 2
and 3 nm.





























Figure 37. Ids vs Vgs for Tsi = 4.5nm for ACM FinFET
Table 8. Tsi=4.5nm for ACM FinFET
σsd Leff Comparison
1nm 17.12nm Leff > Lg
1.5nm 15.30nm Leff > Lg
2nm 12.19nm Leff > Lg
2.5nm 10.01nm Leff > Lg
3nm 07.73nm Leff < Lg
3.5nm 05.30nm Leff < Lg
4nm 05.40nm Leff < Lg
4.5nm 06.30nm Leff < Lg
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4.5.2.2 Enhance mode (ECM) FinFET. As shown in Figure 38 the plot is between
Ids vs. Vgs with the drain voltage Vds = 0.8V. This simulation is repeated for different
values of source/drain gradient σsd = 1, 1.5, 2, ..., 4.5nm/decade.
In this case, the simulation is successfully completed for the value of σsd = 1, ..., 3nm
and only these values will be used for comparison and analyzation amongst among each
other. For each value of source/drain gradient σsd the effective channel length Leff is cal-
culated. As source/drain gradient σsd increases the value of Leff electrical channel length
decreases with the increase in subthreshold leakage current as well as drain current.



































Figure 38. Ids vs Vgs for Tsi = 4.5nm for ECM FinFET
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The source/drain gradient σsd = 1nm has the highest Leff with the lowest Ids
(drain current) with the lowest subthreshold leakage current Ioff as well as source/drain
gradient σsd = 3nm has lowest Leff with the highest Ids current with highest subthreshold
leakage current Ioff . Also, as the σsd increases, the gate voltage Vg or gate electrical field
has less control over channel compared with the drain voltage. Referring to Table 9, for
σsd = 1, 1.5, 2 and 2.5nm the electrical channel length Leff > Lg and the gate voltage has
full control over channel compared with drain voltage. When σsd = 3 has better on state
current and the electrical channel length Leff has lower value than the physical gate length
Lg which means higher subthreshold leakage current compared with σsd = 1, 1.5, 2 and
2.5nm. Also in this case the best possible and practical value σsd of should be between 2.5
and 3 nm.
4.5.2.3 Comparison. In both cases of ACM and ECM FinFET for Tsi = 4.5nm
has lower subthreshold leakage current compared with ACM and ECM FinFET for Tsi =
5.5nm. As the short channel effect is better control in the case of Tsi = 4.5nm.
Table 9. Tsi=4.5nm for ECM FinFET
σsd Leff Comparison
1nm 17.13nm Leff > Lg
1.5nm 15.80nm Leff > Lg
2nm 13.60nm Leff > Lg
2.5nm 10.02nm Leff > Lg
3nm 07.71nm Leff < Lg
3.5nm 17.34nm Leff < Lg
4nm 20.50nm Leff < Lg
4.5nm ∗ ∗ ∗nm
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4.5.3 Ids-Vgs plot for ACM and ECM FinFET with Tsi = 3.5nm. The following
next two subsection is Ids-Vgs plot for ACM and ECM FinFET for Tsi = 3.5nm and Lsp =
10nm for σsd = 1, 2, ..., 5nm/decade.
4.5.3.1 Accumulation mode (ACM) FinFET. As shown in Figure 39 the plot is
between Ids vs. Vgs with the drain voltage Vds = 0.8V. This simulation is repeated for
different values of source/drain gradient σsd = 1, 2, 3, ..., 5nm/decade. In this case, the
simulation is successfully completed for the value of σsd = 2, 3, and 4nm and only these
values will be used for comparison and analyzation amongst each other. The effective
channel length Leff is calculated for each value of source/drain gradient σsd from 1 to
5nm.




























Ids Vs Vds@Vdd=0.8volt for AM-Mode With Lsp=10nm,Tsi=3.5nm
 
 
σSD=1nm,   Leff=0.55nm
σSD=2nm,   Leff=10.02437nm
σSD=3nm,    Leff=5.08nm
σSD=4nm,    Leff=0.1nm
σSD=5nm,    Leff=0.3nm
Figure 39. Ids vs Vgs for Tsi = 3.5nm for ACM FinFET
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As the source/drain gradient σsd increases the value of the Leff decreases with
an increase in drain current as well as in subthreshold leakage current. The source/drain
gradient σsd = 2nm has the highest Leff with the lowest Ids and the lowest subthreshold
leakage current Ioff as well as source/drain gradient σsd = 4nm has lowest Leff with the
highest Ids current and the highest Ioff shown in Figure 39 and Table 10. Also, as the
σsd increases, the gate voltage Vg (means the gate electrical field) has less control over the
channel compared with the drain voltage. Referring to Table 10, for σsd = 2nm, Leff > Lg
and also in this case the gate voltage has more control over the channel compared with
the drain voltage. When σsd = 3nm the gate voltage still has control over the channel,
but definitely gate voltage Vg has less control over the channel compared with the plot
of σsd = 2nm. In the case of σsd = 4nm, the subthreshold leakage is the worst as the
drain voltage has full control over the channel compared with the gate voltage Vg. Also the
channel is underlapped under the gate electrode. The best possible and practical value of
σsd lies in between 2nm and 3nm. For σsd = 2nm the higher value of Leff degrades the Ion
state current i.e. device performance. While in case of σsd = 4nm, smaller value of Leff
compared with Lg has the worst subthreshold leakage current due to a higher short channel
effect and tunneling current through the source to drain region.
Table 10. Tsi=3.5nm for ACM FinFET
σsd Leff Comparison
1nm 00.55nm Leff > Lg
2nm 10.02nm Leff > Lg
3nm 05.80nm Leff < Lg
4nm 00.10nm Leff < Lg
5nm 00.30nm Leff < Lg
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4.5.3.2 Enhance mode (ECM) FinFET. As shown in Figure 40 the plot is between
Ids vs. Vgs with the drain voltage Vds = 0.8V. This simulation is repeated for different val-
ues of the source/drain gradient σsd = 1, 2, 3, ..., 5nm/decade. In this case, the simulation
is successfully completed for the value of σsd = 1, 2, 4 and 5nm and only these values will
be used for comparison and analyzation amongst each other. The effective channel length
Leff is calculated for each value of the source/drain gradient σsd through 1 to 5nm.




























Figure 40. Ids vs Vgs for Tsi = 3.5nm for ECM FinFET
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As the source/drain gradient σsd increases the value of the Leff decreases with an
increase in the drain current as well as the subthreshold leakage current. The source/drain
gradient σsd = 1nm has the highest Leff with the lowest Ids and the lowest subthreshold
leakage current Ioff as well as the source/drain gradient σsd = 5nm has the lowest Leff
with the highest Ids current and highest subthreshold leakage current Ioff as shown in
Figure 40 and Table 11. As the σsd increases, the gate voltage Vg means the electrical field
produced by the gate voltage starts losing control over the channel compared with the drain
voltage. Referring to Table 11, in the case of σsd = 1 and 2nm Leff > Lg and also in this
case, the gate voltage has more control over the channel compared with the drain voltage.
In the case of σsd = 4 and 5nm, the subthreshold leakage is the worst as the drain voltage
has full control over the channel compared with the gate voltage Vg also the channel is
underlapped under the gate electrode. For σsd = 1nm the higher value of Leff degrades
the Ion state current i.e. device performance. While in the case of σsd = 4nm and 5nm,
smaller value of Leff compared with Lg has the worst subthreshold leakage current due
to the higher short channel effect and tunneling current through the source to drain region.
The best possible and practical value of σsd lies in between 2nm and 3nm.
Table 11. Tsi=3.5nm for ECM FinFET
σsd Leff Comparison
1nm 17.12nm Leff > Lg
2nm 12.50nm Leff > Lg
3nm 07.75nm Leff < Lg
4nm 01.30nm Leff < Lg
5nm 00.20nm Leff < Lg
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4.5.3.3 Comparison. The difference in Figure 39 and 40 that Leff is greater and
the short channel effects are well controlled in ECM FinFET for same value of Tsi, Lsp and
σsd.
4.5.4 Ids-Vgs plot for ACM and ECM FinFET with Tsi = 2.5nm. The following
subsections are Ids-Vgs plotted for ACM and ECM FinFET for Tsi = 2.5nm and Lsp =
10nm for σsd = 1, 2, ..., 5nm/decade.
4.5.4.1 Accumulation mode (ACM) FinFET. As shown in Figure 41, the plot is
between Ids vs. Vgs with the drain voltage Vds = 0.8V. This simulation is repeated for
different values of the source/drain gradient σsd = 1, 2, 3, ..., 5nm/decade. In this case, the
simulation is successfully completed for the value of σsd = 1, 3, 4 and 5nm and only these
values will be used for comparison and analyzation amongst each other. The effective
channel length Leff is calculated for each value of the source/drain gradient σsd.

















Ids Vs Vds@Vdd=0.8volt for AM-Mode With Lsp=10nm,Tsi=2.5nm
 
 
σSD=1nm,   Leff=14nm
σSD=2nm,   Leff=10.2nm
σSD=3nm,    Leff=12.35nm
σSD=4nm,    Leff=5.9nm
σSD=5nm,    Leff=1.2nm
Figure 41. Ids vs Vgs for Tsi = 2.5nm for ACM FinFET
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As the source/drain gradient σsd increases the value of the Leff decreases with an
increase in the drain current as well as the subthreshold leakage current. The source/drain
gradient σsd = 1nm has the highest Leff with the lowest Ids and the lowest subthreshold
leakage current Ioff as well as the source/drain gradient σsd = 5nm has the lowest Leff
with the highest Ids current and the highest Ioff as shown in Figure 41. Also, as the σsd
increases, gate voltage Vg means the gate electrical field has less control over the channel
compared with the drain voltage. Referring to Table 12 in case of σsd = 1 and 3nm Leff >
Lg and also in this case the gate voltage has more control over the channel compared with
the drain voltage. When σsd = 4nm the gate voltage still has control over the channel
but definitely gate voltage, Vg, has less control over channel compared with the plot of
σsd = 1 and 3nm. In the case of σsd = 5nm, the subthreshold leakage is the worst as the
drain voltage has full control over the channel compared with the gate voltage Vg also the
channel is underlapped under the gate electrode. For σsd = 1nm the higher value of Leff
degrades the Ion state current i.e. device performance. While in the case of σsd = 5nm,
the smaller value of Leff compared with Lg has the worst subthreshold leakage current due
to the higher short channel effect and tunneling current through the source to drain region.
The best possible and practical value of σsd lies in between 3nm and 4nm.
Table 12. Tsi=2.5nm for ACM FinFET
σsd Leff Comparison
1nm 14.00nm Leff > Lg
2nm 10.20nm Leff > Lg
3nm 12.35nm Leff > Lg
4nm 05.90nm Leff < Lg
5nm 01.20nm Leff < Lg
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4.5.4.2 Enhance mode (ECM) FinFET. As shown in Figure 42, the plot is between
Ids vs. Vgs with the drain voltage Vds = 0.8V. This simulation is repeated for different
values of source/drain gradient σsd = 1, 2, 3, ..., 5nm/decade. The effective channel length
Leff is calculated for each value of the source/drain gradient σsd through 1 to 5nm. As
source/drain gradient σsd increases the value of electrical channel length, Leff , decreases
with an increase in the drain current as well as the subthreshold leakage current. The
source/drain gradient σsd = 1nm has the highest Leff with the lowest Ids and the lowest
subthreshold leakage current Ioff as well as the source/drain gradient σsd = 5nm has lowest
Leff with the highest Ids current and highest subthreshold leakage current Ioff .
















Ids Vs Vds@Vdd=0.8volt for EN-MODE with Lsp=10nm, Tsi=2.5nm
 
 
σSD=1nm,   Leff=17.13nm
σSD=2nm,   Leff=12.35nm
σSD=3nm,    Leff=7.3nm
σSD=4nm,    Leff=1.9nm
σSD=5nm,    Leff=0.5nm
Figure 42. Ids vs Vgs for Tsi = 2.5nm for ECM FinFET
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As the σsd increases, the gate voltage Vg means electrical field produced by the gate
voltage starts losing control over the channel compared with the drain voltage. Referring
to Table 13, in case of σsd = 1 and 2nm Leff > Lg and also in this case the gate voltage
has more control over the channel compared with the drain voltage. When σsd = 3nm the
gate voltage still has control over the channel but definitely the gate voltage, Vg, has less
control over the channel compared with the plot of σsd = 1 and 2nm. In the case of σsd = 4
and 5nm, the subthreshold leakage is the worst as the drain voltage has full control over the
channel compared with the gate voltage Vg also the channel is underlapped under the gate
electrode. The best possible and practical value of σsd lies in between 2nm and 3nm. For
σsd = 1nm the higher value of Leff degrades the Ion state current i.e. device performance.
While in case of σsd = 4nm and 5nm, the smaller value of Leff compared with Lg has
the worst subthreshold leakage current due to the higher short channel effect and tunneling
current through the source to drain region.
4.5.4.3 Comparison. The difference in Figure 41 and 42 that Leff is greater in case
of ECM FinFET. Also the short channel effects are well controlled in both cases compared
with the Tsi = 5.5, 4.5 and 3.5nm for same value of Lsp and σsd.
Table 13. Tsi=2.5nm for ECM FinFET
σsd Leff Comparison
1nm 17.13nm Leff > Lg
2nm 12.35nm Leff > Lg
3nm 07.30nm Leff > Lg
4nm 01.90nm Leff < Lg
5nm 00.50nm Leff < Lg
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4.6 Device Operations and Optimizations for ACM and ECM FinFET
In this section, ACM and ECM FinFET for 9nm gate length designs were op-
timized for maximum performance (Ion current which meets the ITRS specification for
Ioff ) by adjusting the Lsp i.e. by and adjusting the separation between the heavily doped
source/drain regions for the different Tsi. The other parameters used in optimization for
the σsd = 3nm/decade were chosen from previous simulations, as those are the best pos-
sible practical values that are achievable. For each value of Lsp the gate work function
ΦM = 4.45eV is kept constant, and so is the threshold voltage Vt = 0.4V in order to keep
a minimum low Ioff current. Each Tsi simulation (Ids vs. Vgs plot) is repeated for varying
values of Lsp from 5nm to 25nm. Furthermore, the only Ion current that meets the ITRS
specifications for Ioff current is plotted for each value of Lsp for ACM and ECM FinFET.
The device parameters for optimization are selected in such a way that it provides the high-
est Ion current, while meeting the ITRS specification for Ioff current. Ion vs. Lsp curves
for ACM and ECM FinFET devices are shown in Figure 43 and Figure 44. The value of
Lsp should be kept high enough so that Leff > Lg in order to avoid the short-channel ef-
fect and to maintain a high Ion current. As Lsp increases, Leff also increases, which further
reduces the short channel effect and allows for a lower value of Vt, as Ion current is propor-
tional to (Vdd-Vt) with the lower value of Vt and allows an improved on-state current. Also,
the value of Lsp is chosen such that Lsp > Lg but Lsp should not be too large as compared
to the gate length. As it will further increase the series resistance results in decreasing Ion
current. On the other hand, if Lsp < Lg, the subthreshold leakage will be very high and the









Figure 44. Ion vs Lsp for ECM FinFET where Ion@Ioff=210nA/mm 
4.6.1 Comparison. Referring to Figure 43 and Figure 44, for Lsp < 5nm the sub-
threshold leakage current is very high for all the different thickness of silicon and it does not
meet the ITRS specification for Ioff current. However, when Lsp = 5nm in both ACM and
ECM designs, it has the best performance and meets the ITRS specification for Ioff cur-
rent. In the case of silicon thickness (Tsi = 3nm) has an advantage over higher thicknesses
in terms of the short channel effect in both ACM and ECM FinFET devices. Also, Tsi can
not be too small as the thickness of silicon film is sensitive to device performance and short
channel effect. So there is a trade off between the Ioff current and the short channel effect.
When Lsp is greater than gate length (Lg = 9nm), on-state current starts degrading in both
ACM and ECM FinFET devices. In the case of the ACM FinFET (Lsp = 15nm), due to the
same type heavy doping in the channel, the current does not fall off as fast as in the ECM
FinFET (Lsp = 10nm) because the series resistance limits the performance.
The ACM device provides non p-n junction structure between source/drain and
channel. It makes simple processing steps less technologically challenging compared with
conventional MOSFET i.e. ECM device. Also, larger value of Leff and lower value of Vt




It is amazing that CMOS device scaling has been continued so far with the use of
embicated gate oxide insulator (silicon dioxide). The thickness of gate oxide will be left to
only few atomic layers in the coming few years. In others words, planar bulk devices will
be reaching material limitations and the further scaling of planar bulk CMOS technology
will be very challenging and also to continue with the same performance rate 35% per
technology node.
Among all the new inventive devices proposed below 22nm gate lengths, Double
Gate MOSFET is one of the most promising CMOS devices because it has a better control
over the channel i.e. submerged leakage paths. Also, the second way of eliminating deep
submerged leakage paths is to provide lower junction capacitance, and the threshold voltage
can then be set by work function of the gate electrode and two times more drive current. All
these factors enhance the scalability of the Double Gate MOSFET compared with pervious
counter parts Planar Bulk and Ultra-Thin-Body MOSFET. At this level or below 10nm
gate length, processing of the Double-Gate MOSFET is very complex and challenging and
it is one of the biggest road blocks along the fundamental device physics limitations. The
background research and study is explained in the Chapter 2 and Chapter 3.
Today is the million dollar questions for IC industry how the scaling of CMOS
device will continue in the future or below 22nm technology node? There are several multi-
gate devices that have been introduced for below 22nm technology node length and for
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future CMOS technology. The one named FinFET originated at the University of California
Berkeley, with combined effort from three senior research Professor (Chenming Hu, Tsu-
Jae King-Liu and Jeffrey Bokor). As FinFET is the leading Double Gate MOSFET and its
fabrication is compatible with existing CMOS technology. Also, the most unique quality
of this device is the conducting channel wrapped around the silicon film called fin which
forms the body of FinFET and distinguishes it from other devices. The dimension of the
fin determines the effective channel width of the device. As the gate is wrapped around
the channel in FinFET, it provides better control over the short channel effect than previous
counterpart devices like the Ultra-Thin Body and Double Gate MOSFET. All this makes
FinFET one of the potential CMOS devices for future scaling. But, as the processing of
the Double-Gate MOSFET or by using conventional design is the biggest roadblock for
scaling in below 10nm gate length.
In this work has shown that FinFET with the Accumulation Mode design can pro-
vide less technologically challenging processing steps compared with the conventionally
designed (Enhance Mode device). Having the same type of dopant in the source/drain
and the channel region eliminates one of the biggest technological challenges: the ultra-
abruptness of the p-n junction associated with the conventional MOSFET i.e Enhance
Mode devices. Also, it allows higher doping in the channel compared with conventional
MOSFET to maintain a low channel resistance in the on-state. The ACM FinFET device
provides a simple and easy processing technique with no ultra-abruptness p-n junction for
nano-scale range or below sub-10nm gate length. This makes the ACM FinFET one of the
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potential CMOS devices for scaling below 10nm gate length and will allow further scaling
for the at least next few decades.
But in the case of the ACM device, due to heavy doping in the channel, the cur-
rent does not fall off as fast as in the ECM device because the series resistance limits the
performance. The only disadvantage of using the ACM device is that having the heavily
doped same type doping in the channel as the source/drain will degrade the Ion current due
to Columbic scattering, as compared to the ECM device.
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